Worst-Case Communication Delay Analysis for NoC-Based Many-Cores Using a Limited Migrative Model
نویسندگان
چکیده
A steady increase in the number of cores within many-core platforms causes increasing contentions for the interconnect medium and leads to non-negligible latencies of the inter-core communication. In order to study the worst-case execution times of applications, it is no longer sufficient to only take into account their schedulability requirements, but the communication delays also have to be considered. In this work, we focus on the worst-case communication delays of applications, deployed upon a NoC-based many-core platform using a Limited Migrative Model (LMM). The LMM approach is based on the multi-kernel paradigm, which is a promising step towards scalable and predictable many-cores. The contribution of this work is threefold. First, we extend LMM by allowing the inter-application communication, and subsequently adapt the existing method for the worst-case communication delay analysis, so as to make it applicable to the enhanced model. Then, we propose a novel method. Finally, we compare these two approaches. The experiments show that the new technique renders tighter upper-bound estimates in more than 90% of the cases, and also demonstrates a comparable runtime performance. J Sign Process Syst (2016) 84:25–46 DOI 10.1007/s11265-015-0992-6 Worst-Case Communication Delay Analysis for NoC-Based Many-Cores Using a Limited Migrative Model Borislav Nikolić · Patrick Meumeu Yomsi · Stefan M. Petters Received: 11 October 2014 / Revised: 26 February 2015 / Accepted: 6 March 2015 / Published online: 14 April 2015 © Springer Science+Business Media New York 2015 Abstract A steady increase in the number of cores withinA steady increase in the number of cores within many-core platforms causes increasing contentions for the interconnect medium and leads to non-negligible latencies of the inter-core communication. In order to study the worst-case execution times of applications, it is no longer sufficient to only take into account their schedulability requirements, but the communication delays also have to be considered. In this work, we focus on the worstcase communication delays of applications, deployed upon a NoC-based many-core platform using a Limited Migrative Model (LMM). The LMM approach is based on the multi-kernel paradigm, which is a promising step towards scalable and predictable many-cores. The contribution of this work is threefold. First, we extend LMM by allowing the inter-application communication, and subsequently adapt the existing method for the worst-case communication delay analysis, so as to make it applicable to the enhanced model. Then, we propose a novel method. Finally, we compare these two approaches. The experiments show that the new technique renders tighter upper-bound estimates in more than 90 % of the cases, and also demonstrates a comparable runtime performance. B. Nikolić ( ) · P. M. Yomsi · S. M. Petters CISTER/INESC-TEC, ISEP, IPP, Rua Dr. Antnio Bernardino de Almeida 431, 4200-072 Porto, Portugal e-mail: [email protected] P. M. Yomsi e-mail: [email protected] S. M. Petters e-mail: [email protected]
منابع مشابه
Design of a novel congestion-aware communication mechanism for wireless NoC architecture in multicore systems
Hybrid Wireless Network-on-Chip (WNoC) architecture is emerged as a scalable communication structure to mitigate the deficits of traditional NOC architecture for the future Multi-core systems. The hybrid WNoC architecture provides energy efficient, high data rate and flexible communications for NoC architectures. In these architectures, each wireless router is shared by a set of processing core...
متن کاملStatistical Approach to NoC Design (Extended Version)
Chip multiprocessors (CMPs) combine increasingly many general-purpose processor cores on a single chip. These cores run several tasks with unpredictable communication needs, resulting in uncertain and often-changing traffic patterns. This unpredictability leads network-onchip (NoC) designers to plan for the worst-case traffic patterns, and significantly over-provision link capacities. In this p...
متن کاملAnalyzing the Effect Of Predictability of Memory References on WCET
Platforms consisting of several cores (multicores) and more than a dozen of cores (many-cores) have nowadays become the mainstream in many scientific areas, most notably high performance computing, while are the new frontier technology in others like real-time embedded systems. Along with positives of whole lot of processing power and increased system availability, this comes with multiple late...
متن کاملApplication Mapping onto Network-on-Chip using Bypass Channel
Increasing the number of cores integrated on a chip and the problems of system on chips caused to emerge networks on chips. NoCs have features such as scalability and high performance. NoCs architecture provides communication infrastructure and in this way, the blocks were produced that their communication with each other made NoC. Due to increasing number of cores, the placement of the cores i...
متن کاملDynamically Reconfigurable NoC for Future Heterogeneous Multi-Core Architectures
Traditional bus based communication medium will prove to be a bottleneck in achieving the high processing requirements in future SoC, especially with the on-chip communication requirements rising over 9 GB/s. NoC is considered as a solution to this communication bottleneck. The NoC architecture is generated by choosing a network topology, one of the routing and switching schemes and fixing a pa...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- Signal Processing Systems
دوره 84 شماره
صفحات -
تاریخ انتشار 2016